Skip to content
View srikarvela's full-sized avatar

Block or report srikarvela

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ee-blog ee-blog Public

    Engineering blog for EE research, projects, simulations, and notes

    TypeScript 1

  2. fpga-crypto-feed-handler fpga-crypto-feed-handler Public

    FPGA crypto market-data feed handler + order book — Chisel RTL · Vitis HLS · Vivado · PYNQ-Z2

    Scala 1

  3. ptp-timestamping-unit ptp-timestamping-unit Public

    IEEE-1588 PTP hardware timestamping + latency-measurement unit: DDS clock core, handshake CDC, log2 histogram over AXI-Lite, Simulink PI servo with bit-exact RTL diff

    SystemVerilog 1 1

  4. custom-single-cycle-cpu custom-single-cycle-cpu Public

    single-cycle CPU microarchitecture in Verilog, integrating instruction decode, control logic, datapath, register file, and ALU

    SystemVerilog

  5. r2r-ladder-dac r2r-ladder-dac Public

    Precision R-2R ladder DAC designed and analyzed for audio-band applications with focus on linearity, mismatch, and quantization effects.

    Python

  6. microwave-digital-comm-system microwave-digital-comm-system Public

    System-level analysis of a microwave digital communication link, focusing on channel modeling, digital modulation, and SNR vs BER performance validation.

    Python