Popular repositories Loading
-
fpga-crypto-feed-handler
fpga-crypto-feed-handler PublicFPGA crypto market-data feed handler + order book — Chisel RTL · Vitis HLS · Vivado · PYNQ-Z2
Scala 1
-
ptp-timestamping-unit
ptp-timestamping-unit PublicIEEE-1588 PTP hardware timestamping + latency-measurement unit: DDS clock core, handshake CDC, log2 histogram over AXI-Lite, Simulink PI servo with bit-exact RTL diff
-
custom-single-cycle-cpu
custom-single-cycle-cpu Publicsingle-cycle CPU microarchitecture in Verilog, integrating instruction decode, control logic, datapath, register file, and ALU
SystemVerilog
-
r2r-ladder-dac
r2r-ladder-dac PublicPrecision R-2R ladder DAC designed and analyzed for audio-band applications with focus on linearity, mismatch, and quantization effects.
Python
-
microwave-digital-comm-system
microwave-digital-comm-system PublicSystem-level analysis of a microwave digital communication link, focusing on channel modeling, digital modulation, and SNR vs BER performance validation.
Python
If the problem persists, check the GitHub status page or contact support.